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HIGH EFFICIENCY PARALLEL POST
REGULATOR FOR WIDE RANGE INPUT
DC/DC CONVERTER

Most of time the converter operates at high input Vin max,
and it only operates for very short holdup time when AC line
dropout. So the converter should be designed in lowest
voltage Vin min and it operates in high input voltage Vin
max with very small duty cycle, which makes it very difficult
to achieve soft switching and high voltage stresses across the
secondary side rectifiers, all of those result in low efficiency
in wide range input DC/DC converter.
FIG. 2 shows an example of a prior art half bridge
converter and FIGS. 3a, 3b and 3c show different types of
conventional prior art secondary side post regulators. FIG.
3d shows the range winding topology. Secondary side post
regulators regulate the output voltage using secondary side
control and the primary side easily achieves zero-voltageswitching in full range load due to 50% duty cycle operation.
Main rectifiers are composed of rectifiers Dl and D2, filter
Lf and output capacitor Co and the post regulator composed
of rectifiers D3, D4 and switches Q3 and Q4.
In FIG. 3a, switches Q3 and Q4 are connected in series
with the main rectifiers to control the pulse width for tight
regulation of the output voltage with ZVS if the switches
turn on or off at the intervals of main rectifiers' current
commutation, but this series type SSPR it introduces large
conduction loss due to large current ratings in the current
path especially in low voltage applications. At the same
time, this series type SSPR cannot reduce the voltage rating
across the main rectifiers in wide range input converter in
wide range input converter.
In FIG. 3b, switches Q3 and Q4 are series with Dl and D2
respectively and they can achieve ZCS. However, this is a
cascade system so total converter efficiency is a concern
during design. Also the cascade system cannot reduce the
voltage rating across the main rectifiers in a wide range input
converter.
The schematic diagram of FIG. 3c shows a combination
of the topology of FIG. 3b and the rectifier in FIG. 1 to
reduce the output filter inductance and to reduce the voltage
rating across the main rectifiers in a wide range input
converter. However, the combination increases conduction
losses in primary side switches and post regulator because of
the high current rating in the current path when the post
regulator is activated.
In FIG. 3d, switch Q3 of range winding topology turns on
when primary input voltage drops to certain value, the
increased transformer tum ratio extends the hold up time so
that the range winding topology can be designed in narrow
input range. However, the transient response is the problem
because of nonlinearity of range winding topology and
bandwidth limitation.

FIELD OF THE INVENTION
This invention relates to direct current-to-direct current
converters (DC/DC) and, in particular, to methods, systems,
apparatus and devices for a high efficiency and high power
density wide input range front end DC/DC converter for use
in distributed power systems and server power supplies.

10

BACKGROUND AND PRIOR ART
Range winding topology activates to increase the transformer tum-ratio for hold up time when the input DC voltage
drops to certain value, so the converter is only required to be
designed for narrow range input and it operates with large
duty cycle with easy soft switching in the primary side
resulting in good efficiency. At the same time range winding
topology needs small current rating components because
only certain hold up time, such as 20 ms, is its operation.
However, transient problems occur during range winding
activation because of the nonlinearity of range winding
topology performance and the limitation of the close-loop
bandwidth.
Conventional secondary side post regulators (SSPR) control the pulse width to regulate the tight output voltage and
the primary side switches operate at 0.5 duty cycle, resulting
in very easy conditions for soft switching in the primary
side. But post regulators introduce extra conduction loss in
the secondary side. Also post regulators cannot reduce the
voltage stress across the secondary side rectifiers in wide
range input DC/DC converter because the converter is
required to be designed in the lowest DC input voltage and
operates in the highest DC input voltage, so the efficiency
resulting from the use of a conventional post regulator is
poor.
In medium power rating converters, a half bridge converter is attractive because of its simplicity and low transformer tum-ratio. In wide range input DC/DC converters,
conventional half bridge does not achieve zero voltage
switching (ZVS) in the primary side because of small duty
cycle operation. Asymmetrical half bridge converter and
duty cycle shifting (DCS) control can achieve ZVS under
certain conditions, but it does not provide ZVS in full range
loads. In wide range input conditions, the efficiency of the
half bridge converter is low. The best efficiency of isolated
converters such as half bridge, full bridge and push pull
topologies, exist in the conditions of approximately 0.5 duty
cycle in the primary side, there is still the problem of
regulating the output voltage.
Generally, wide range input DC/DC converters are
designed at the minimum input voltage Vin min and always
operates at the maximum input voltage Vin max with a small
duty cycle, which makes very difficult to achieve soft
switching in the primary side switch while achieving higher
voltage stresses in the secondary rectifier that have large
conduction and switching losses, so that the resulting converter has low efficiency.
FIG. 1 is a graph showing the operational point and design
points for prior art front end DC/DC converters. With a
requirement for a holdup time when the line input dropout
occurs, the converter has to provide the regulated output
voltage during holdup time, which means front end DC/DC
converter has to operate in wide range input voltage between
maximum and minimum voltage as shown on the graph.
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A primary objective of the invention is to provide methods, systems, apparatus and devices for a high efficiency and
high power density wide range input isolated de-de converter.
A secondary objective of the invention is to provide
methods, systems, apparatus and devices to provide a parallel post regulator having a smaller conduction loss than
conventional post regulators for use in wide range input
isolated DC/DC converter resulting in high efficiency.
A third objective of the invention is to provide methods,
systems, apparatus and devices for a wide input range front
end DC/DC converter for use in distributed power systems
and server power supplies which require a hold up time to
provide output voltage within regulation after input AC line
dropout at full load conditions.
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A fourth objective of the invention is to provide methods,
systems, apparatus and devices to provide a DC/DC converter that reduces voltage stresses across main rectifiers,
has a smaller conduction losses compared with conventional
post regulators and the requirement of input and output
filters is significantly reduced due to the filtered waveforms
produced.
A fifth objective of the invention is to provide methods,
systems, apparatus and devices to provide a DC/DC converter that has small current stresses components of parallel
post regulator resulting in high efficiency and high power
density.
A first preferred embodiment of the invention provides a
wide high efficiency range input DC/DC converter. The
DC/DC converter includes a voltage source for providing a
direct input voltage and an input rectifier circuit for converting the direct input voltage to a primary rectified voltage,
wherein the primary side switches operate with a duty cycle
to achieve zero voltage switching. The secondary side
includes a main rectifier circuit connected across the secondary winding of a transformer provide a load current to a
load and includes a parallel post regulator connected in
parallel with the main rectifier for providing a supplemental
load current when the main rectifier is in an off state to
regulate the output power. The DC/DC converter provides a
high efficiency and high power density wide input range
front end DC/DC converter for use in distributed power
systems and server power supplies.
A second embodiment provides a method for DC/DC
conversion comprising the steps of converting a direct input
voltage to a primary rectified voltage, switching a secondary
main rectifier to an on state to provide an output current to
a load, switching the secondary main regulator to an off state
and switching a parallel post regulator to an on state when
the secondary main regulator is switched to an off state
during to provide a supplemental load current to the load to
provide a high efficiency and high power density wide range
input isolated DC/DC converter.
Further objects and advantages of this invention will be
apparent from the following detailed description of preferred
embodiments which are illustrated schematically in the
accompanying drawings.

FIG. 7b is a schematic diagram of another operation of the
parallel post regulator between time t1 and approximately t2
as shown in FIG. 6.
FIG. 7c is a schematic diagram of operation of the parallel
post between time t2 and approximately t3 as shown in FIG.
6.
FIG. 8 is a graph of the normalized DC conversion ratio
verses duty cycle.
FIG. 9 is an equivalent circuit for current communication
between half-bridge and post parallel regulator.
FIG. lOa shows a control method for the parallel post
regulator with a first switching frequency.
FIG. lOb shows another control method for the parallel
post regulator with a second switching frequency.

BRIEF DESCRIPTION OF THE FIGURES
FIG. 1 is a schematic diagram showing the front end
DC/DC converter.
FIG. 2 is a schematic diagram of a prior art half bridge
converter.
FIG. 3a is a schematic diagram of an example of a prior
art secondary side post regulators.
FIG. 3b is a schematic diagram of a second example of a
prior art secondary side post regulators.
FIG. 3c is a schematic diagram of a third example of a
prior art secondary side post regulators.
FIG. 3d is a schematic diagram of range winding topology.
FIG. 4 is a block diagram of the DC/DC converter using
the parallel post regulator according to the present invention.
FIG. 5 is a schematic diagram of an implementation of a
DC/DC converter using the parallel post regulator according
to the present invention.
FIG. 6 is a graph of waveforms corresponding to operation of the parallel post regulator shown in FIG. 5.
FIG. 7a is a schematic diagram of an operation of the
parallel post regulator between time tO and approximately t1
as shown in FIG. 6.

10

15

DESCRIPTION OF THE PREFERRED
EMBODIMENTS
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Before explaining the disclosed embodiments of the
present invention in detail it is to be understood that the
invention is not limited in its application to the details of the
particular arrangements shown since the invention is capable
of other embodiments. Also, the terminology used herein is
for the purpose of description and not of limitation.
The following is a list of the reference numbers used in
the drawings and the detailed specification to identify components:

30 - - - - - - - - - - - - - - - - - - - - - - - 10 primary side half bridge
30 parallel post regulator
20 main rectifier
32 secondary winding
34 secondary winding
502 three secondary winding
voltage 3Vs
100 drive signal waveforms
101 Ql drive signal
600 voltage across Q3
102 Q2 drive signal
601 secondary voltage Vs
35
103 dead time td
602 max voltage across Q3
200 Q3 drive signal waveform
700 VLFl waveform
201 Q3 drive signal pulse
701 rectified voltage VLF 1
300 primary voltage waveform
approximately 2Vs
301 half of input voltage Vin
800 rectified voltage VLF
waveform
400 primary current waveform
40
801 max rectified voltage VLF
401 primary input current
approximately 2Vs
402 Ip with parallel post regulator
802 min rectified voltage VLF
conduction
500 voltage across Dl
approximately Vs
501 one secondary winding
900 filter inductor Lf current
901 output current I
voltage Vs
45

50
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The apparatus, methods, systems and devices of the
present invention provide a topology which delivers most of
the needed power to a load with approximately 0.5 duty
cycle in primary side with part of power delivered by a novel
parallel post regulator to regulate the output voltage using
secondary side control. The novel parallel post regulator has
a smaller conduction loss than conventional post regulators
to achieve high efficiency. The apparatus, methods, systems
and device of the present invention provide a high efficiency
and high power density wide range input isolated de-de
converter. Wide input range front end DC/DC converters are
widely used in the distributed power systems (DPS) and
server power supplies which require a hold up time to
provide output voltage within regulation after input AC line
dropout at full load conditions.
FIG. 4 is a block diagram showing the concept of a
parallel post regulator used with a DC/DC converter. The
primary side structure can be a half bridge, full bridge,
push-pull and flyback and forward topologies. Primary side
switches operate with a duty cycle D=0.5 so the switches can
easily achieve zero voltage switching in full range load. A
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large amount of the power, approximately 90%, is delivered
to the load by unregulated output voltage that is less than
output voltage Vo with very high efficiency ri 1 . The parallel
post regulator only delivers small amount of the power such
as 10% with efficiency l] 2 and regulates the output voltage,
whose input voltage is higher than the converter output
voltage to achieve high total efficiency.
FIG. 5 is a schematic diagram showing an example of an
implementation circuit using a parallel post regulator 30 in
a circuit having a half bridge 10 in the primary side topology.
The parallel post regulator 30 includes two secondary transformer windings 32 and 34, rectifiers D3 and D4, filter
including inductor Lfl and capacity Cl, and switch Q3. The
rest of the circuit is the conventional halfbridge converter 10
with 0.5 duty cycle operation in primary side. Cb is the
blocking capacitor for the half bridge 10, which alternatively
could be two separated capacitors. Because of the 0.5 duty
cycle operation in the primary side, switches Ql and Q2
easily achieve zero voltage switching (ZVS) at full range
load and wide range input with smaller voltage stresses
across main rectifiers Dl and D2.
The rectified voltage Vol in the parallel post regulator 30
doubles the output voltage of main rectifier 20 because of the
two secondary windings 32 and 34 in the parallel post
regulator 30. The current through rectifiers D3 and D4 is the
average current of parallel post regulator 30, which is the
product of the duty cycle of parallel post regulator 30 and the
output current. At the same time, parallel post regulator 30
utilizes main rectifiers Dl and D2 of half bridge converter 20
as its freewheeling diodes. The switching frequency of the
parallel post regulator 30 is independent of the switching
frequency of the primary half bridge converter 10. The key
waveforms corresponding to the parallel post regulator 30
are shown in FIG. 6.
As shown by the waveforms in FIG. 6, there are three
main operation modes of the parallel post regulator 30 in
half switching periods for the circuit shown in FIG. 5. As
shown in FIG. 7a, during time tO to approximately tl,
switches Ql and Q3 turn on and main rectifiers Dl and D2
are in off the state. During this time, the primary voltage
shown by waveform 300 is approximately one half of the
input voltage Vin as shown by waveform 301. The voltage
across rectifier Dl shown in waveform 500 is approximately
the one transformer secondary winding voltage 501. Parallel
post regulator 30 provides the output load current during this
time period. The duty cycle of switch Q3 is shown as 201 in
waveform 200. The current through rectifiers D3 and D4 is
the product of the output current 901 and the duty cycle 201
of switch Q3.
Referring to the transformer primary current waveform
400 in FIG. 6, the transformer primary current 402 during
parallel post regulator conduction is less than the primary
current Ip 401 in main rectifier conduction. There is a small
conduction loss in primary switches Ql and Q2 and secondary side rectifier D3 and D4 because of its small current
and as shown in waveform 800, the voltage for filter Lf 801
is approximately twice the one transformer secondary winding voltage Vs.
At time interval tl, parallel post regulator 30 turns off and
the secondary inductor current transfers from switch Q3 to
rectifier Dl, after that, rectifier Dl conducts all the load
current during time between t1 and approximately t2 as
shown in FIG. 7b. During this time period the rectified
voltage VLF 802 for filter Lf is approximately equal to one
transformer secondary winding voltage Vs.
At the time t2, switch Ql turns off as shown by waveform
101 and the energy stored in the transformer primary leakage

inductor starts to charge the parasitic capacitors of switches
Ql and Q2 until the body diode DQ2 ofQ2 begins conducting as shown by waveform 102, thus switch Q2 achieves
zero-voltage-switching during the dead time td 103 shown in
drive signal waveform 100. At the same time, both diodes
Dl and D2 in the secondary side main rectifier 20 conduct
together to free-wheel inductor current during which time
the voltage 601 across switch Q3 is approximately the one
secondary windings voltage Vs as shown in FIG. 7c. This
mode ends when switch Q3 turns on again at time t3. Switch
Q3 has the maximum voltage stress as shown by 602 in the
voltage across Q3 waveform 600 between time t2 and
approximately t3 and voltage VLFI 701 across the parallel
post regulator inductance filter Lfl increase as shown in
waveform 700. The current through the main regulator filter
inductor Lf is shown in waveform 900. The maximum
voltage across rectifier Dl shown in waveform 500 is
approximately three secondary winding voltage 502
between time t3 and approximately t4.
From the volt-second balance in filter inductor Lf, the DC
voltage conversion ratio in continuous conduction mode is
obtained from
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According to the above equation, the parallel post regulator can be designed for the highest DC input voltage with
small duty cycle D to regulate the tight voltage so that the
unregulated output voltage can be very close to output
voltage by large turn ratio transformer and the rest of the
voltage is compensated by the parallel post regulator. Large
turn ratio transformer reduces the current rating in the
primary side resulting in reduced conduction loss and
reduces the voltage stresses on the main rectifier resulting in
low conduction loss in secondary side. When input DC
voltage drops, the duty cycle D of parallel post regulator
increases to regulate output voltage.
FIG. 8 shows the curve of normalized DC conversion
ratio vs duty cycle. As shown, the parallel post regulator
operates in 2 times wide range input voltage applications for
regulated output voltage in ideal case. Furthermore, the
input and output filter requirements are significantly reduced
due to approximately perfect filtered waveforms Ip and V Lf'
shown in FIG. 6, for power density improvement.
FIG. 9 shows the current commutation between the half
bridge main rectifiers Dl and D2 with switch Q3 in the
parallel post regulator. Vsec is the one transformer secondary winding voltage, inductance LLKI is the total secondary
leakage inductances of the half bridge converter including
the inductance of printed circuit board traces and components, and resistance RLKI is their total resistance. Inductance LLK2 and resistance RLK2 are the total parasitic inductances and resistances, respectively, in the parallel post
regulator. Io is the constant output current, voltage Vol is the
parallel post regulator input voltage. Current I1 in the half
bridge decreases and current I2 in parallel post regulator
increases. The slew rate of the two currents is determined by
the voltage difference between Vol and Vsec and the corresponding inductance and resistance. During the dead time
td the second voltage Vsec is approximately equal to zero,
the time of current commutations between the half bridge
main rectifier and the parallel post regulator is the shortest,
resulting in a reduced turn-on switching loss in parallel post
regulator. Therefore, trailing edge modulation is adopted in
secondary side control to control the pulse width in the post
regulator controller.
FIGS. lOa and lOb show two different control methods
with different switching frequency and trailing edge modu-
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lation in the parallel post regulator. The waveforms in FIG.
1Oa show the voltage V gQ 1 and V gQ 1 using a control method
wherein the switching frequency fsQ 1 of switch Ql is
approximately twice the switching frequency fsQ 1 of switch
Q3. FIG. lOb shows the waveforms for the second control
method with the switching frequency fsQ 1 of switch Ql
approximately equal to the switching frequency fsQ 1 of
switch Q3. The switching frequency of Q3 can be independent on the switching frequency of Ql. Either secondary
control method is used for effectively controlling the pulse
10
width in the post regulator controller.
The parallel post regulator utilizes the main rectifiers Dl
and D2 as its freewheeling diodes so that it simplifies the
circuit and improves efficiency. Also, in the main rectifiers
a smaller current through rectifiers D3 and D4 cause smaller
conduction loss in primary and secondary side, so that the 15
parallel post regulator efficiency 11 2 is higher than prior art
post regulators. 11 1 is the efficiency of unregulated output
voltage in the half bridge converter operating in 0.5 duty
cycle with main rectifiers. The total efficiency of half bridge
20
and the parallel post regulator is obtained according to

8
3. The DC/DC converter of claim 2, wherein said input

rectifier circuit comprises:
at least two primary side switches that operate with a duty
cycle to achieve zero voltage switching.
4. The DC/DC converter of claim 2, wherein said input
rectifier circuit comprises:
a half-bridge topology having an approximately 0.5 duty
cycle to achieve zero-voltage-switching.
5. The DC/DC converter of claim 2, wherein said input
rectifier circuit comprises:
a full-bridge topology having an approximately 0.5 duty
cycle to achieve zero-voltage-switching.
6. The DC/DC converter of claim 2, wherein said input
rectifier circuit comprises:
one of a push-pull and flyback and a forward topology.
7. The DC/DC converter of claim 2, wherein said parallel
post regulator comprises:
a switching circuit connected with an output of the power
converter for activating the parallel post regulator to
provide a supplemental output power when the main
regulator is in an off state;
a filter between the switching circuit and the output for
While the invention has been described, disclosed, illusfiltering a supplemental output voltage.
trated and shown in various terms of certain embodiments or
8. The system of claim 2, further comprising:
modifications which it has presumed in practice, the scope 25
a distributed power systems, wherein said system is used
of the invention is not intended to be, nor should it be
in said distributed power system which requires a hold
deemed to be, limited thereby and such other modifications
up time to provide the output voltage within regulation
or embodiments as may be suggested by the teachings herein
after input AC line dropout at full load conditions.
are particularly reserved especially as they fall within the
breadth and scope of the claims here appended.
9. The system of claim 2, further comprising:
30
We claim:
a server power supply, wherein said system is used in said
1. A parallel post regulator for a power converter having
server power supply which require a hold up time to
an input rectifier connected to a transformer primary windprovide output voltage within regulation after input AC
ing and a main regulator connected to a center portion of a
line dropout at full load conditions.
transformer secondary winding, the parallel post regulator
10. A method for DC/DC conversion to produce one
35
comprising:
signal regulated output voltage comprising the steps of:
a switching circuit connected across the secondary transconverting an direct input voltage to a primary rectified
former winding for activating the parallel post regulator
voltage;
connected to an output of the main regulator to provide
providing a main regulator for receiving a secondary
a supplemental output load current when said main
regulated voltage to provide an output voltage to a load;
40
regulator is in an off state;
and
a filter connected between said switching circuit and an
using
a parallel post regulator for secondary side control
output for filtering the supplemental output current,
to generate a supplement output current to regulate the
wherein one end of the parallel post regulator is conoutput voltage when the main regulator is in an off state
nected across the transformer secondary winding and a
to produce one single regulated output voltage a high
second end is connected to an output of the main 45
efficiency and high power density wide range input
regulator to provide the supplemental output current to
DC/DC converter.
regulate one single output voltage of the converter for
11. A method for DC/DC conversion comprising the step
high efficiency and high power density.
of:
2. A high efficiency wide range input DC/DC converter
comprising:
converting an direct input voltage to a primary rectified
50
voltage during a first and a second time period;
a voltage source for providing a direct input voltage;
an input rectifier circuit connected with the voltage source
switching a secondary main rectifier to an on state during
for converting the direct input voltage to a primary
the second time period to provide an output current to
rectified voltage;
a load;
a transformer having a primary winding and a secondary
switching the secondary main regulator to an off state at
55
winding, wherein the input rectifier circuit is connected
the end of the second time period;
across the primary winding, the secondary having at
switching a parallel post regulator to an on state during the
least four serial secondary windings;
first time period when the secondary main regulator is
a main rectifier circuit connected across a second and a
switched to an off state to provide a supplemental load
third secondary winding of said transformer secondary
current to the load;
60
to provide an output voltage to one single load; and
generating one single output voltage that is regulated by
a parallel post regulator connected across the secondary
the supplemental load current; and
winding and having an output connected to the main
repeating the switching steps to provide a high efficiency
rectifier output for providing a supplemental output
and high power density wide range input isolated
current when the main rectifier is in an off state to
DC/DC converter.
regulate the output power, wherein the DC/DC con- 65
verter provides a high efficiency and high power density wide input range front end DC/DC converter.
* * * * *

